Free · Beginner Friendly · No Sign-up

Verification, From First Principles

A 10-part series that starts at "what is verification and why does the role exist" and ends at a working UVM testbench for an asynchronous FIFO. No prior SystemVerilog or UVM knowledge assumed at the start — each part only depends on the ones before it. Written the way we'd explain it to someone sitting next to us, not the way a datasheet would.

Phase 1 — Why Verification Exists

PART 1

Why Verification Exists

Before UVM, before SystemVerilog — the actual reason a verification role exists at all.

PART 2

The Different Kinds of Verification

Simulation, formal, and emulation — what each one actually checks, and why one alone is never enough.

PART 3

Approaches to Verification

Directed vs. constrained-random, black-box vs. white-box — the choices behind every verification plan.

Phase 2 — Languages & Methodology

PART 4

From Verilog to SystemVerilog to UVM

A beginner's map of the three language layers, and what each one adds that the last one couldn't do.

PART 5

Why the Silicon Industry Standardized on UVM

Reuse, methodology, and the interoperability problem UVM was actually built to solve.

Phase 3 — UVM Mechanics

PART 6

UVM Architecture, Piece by Piece

Driver, monitor, sequencer, agent, scoreboard, env — what each component does and how they talk.

PART 7

How a UVM Test Actually Runs

build_phase to run_phase to report_phase — tracing one test from launch to the pass/fail line.

Phase 4 — The Async FIFO Project

PART 8